In the Claims

This listing of claims will replace all prior versions and listings of claims in the application:

1. (Canceled)

2. (Currently Amended) A computer implemented method of rasterizing a page in a page description language in a multiprocessor integrated circuit comprising the steps of:

interpreting said page in said page description language with a first processor of said multiprocessor integrated circuit;

spawning a subtask from said first processor to another of said processors for sorting polygon edges in increasing minimum Y coordinate, wherein each of said other processors is a digital signal processor having an integer multiplier unit; and

spawning a subtask from said first processor to another of said processors for detecting a Y coordinate of edge intersection determined to occur between Y coordinates Ytop and Ybottom via successive midpoint approximation by repeatedly

 $\frac{x1step = X1 - x1}{x2step = X2 - x2}$

where: x1 and x2 are respective X coordinates of two edges at Ybottom; and X1 and X2 are respective X coordinates of said two edges at Ytop,

23 <u>calculating the X coordinates of the respective edges at</u> 24 <u>Y coordinate Y = (y1+y2)/2 by</u>

X1 = (x1 + x1step)/2

27 X2 = (x2 + x2step)/228 29 setting Ybottom as (Y + Ybottom)/2 if X2 > X1 at Y, and $\underline{\text{setting}} \quad \underline{\text{Ytop}} \quad \underline{\text{as}} \quad \underline{\text{(Y+Ytop)/2}} \quad \underline{\text{if}} \quad \underline{\text{X2}} \quad \underline{<} \quad \underline{\text{X1,}} \quad \underline{\text{and}} \quad \underline{\text{until}} \quad \underline{\text{a}} \quad \underline{\text{Y}}$ 30 31 coordinate of the intersection point is obtained with a 32 desired accuracy. 3 and 4. (Canceled) (Currently Amended) The A computer implemented method $\frac{1}{2}$ 1 2 claim 2, of rasterizing a page in a page description language in a multiprocessor integrated circuit comprising the steps of: 3 4 interpreting said page in said page description language with 5 a first processor of said multiprocessor integrated circuit, wherein said first processor is a reduced instruction set processor 6 7 having a floating point computation unit and said method further 8 comprising:; spawning a subtask from said first processor to another of 9 10 said processors for sorting polygon edges in increasing minimum Y 11 coordinate; and calculating a Y coordinate of edge intersection employing said 12 13 floating point calculation unit of said first processor by 14

1415

Y = (c1-c2)/(b2-b1)

16

where: a first edge has vertices (X1,Y1) and (X2,Y2) with b1 = X1 - X2 and c1 = X2*Y1 - X1*Y2; and a second edge has vertices (X3,Y3) and (X4,Y4) with b2 = X3 - X4 and c2 = X4*Y3 - X3*Y4.

6 to 10. (Canceled)

1 11. (Currently Amended) The A computer implemented method of claim 2, of rasterizing a page in a page description language in a multiprocessor integrated circuit, comprising the steps of:

4

5

6 7

8

10

interpreting said page in said page description language with a first processor of said multiprocessor integrated circuit, wherein the multiprocessor integrated circuit includes plural other processors and said method further comprising:;

spawning a subtask from said first processor to another of
said processors for sorting polygon edges in increasing minimum Y
coordinate;

forming a queue of parallel tasks with said first processor; and

dispatching a parallel task from said queue to a next available other processor.